Uncategorized

August 29, 2022

A RECORD OF LUBIS EDA

Thank you very much for tuning into our first blogpost!  To explain the origin story of LUBIS EDA`s, we need to take a small trip back to […]
August 29, 2022

#1 WHAT’S THE NEWS? – KEEP UP TO DATE!

Within this series we keep you updated on our mission to provide you tools for your Agile Hardware Development! LUBIS IDE is coming:The time of error […]
August 29, 2022

AGILE HARDWARE DEVELOPMENT IS NOT A THING! IS IT?

In the world of software development many companies have switched to agile design methods, achieving a faster time to market, fewer bugs and an increased ROI […]
August 29, 2022

#2 WHAT’S THE NEWS? – KEEP UP TO DATE!

Within this series we at LUBIS EDA keep you updated on our mission to provide you tools for your Agile Hardware Development! LUBIS IDE is here: We […]
August 29, 2022

WRITING FORMAL PROPERTIES IS COMPLICATED? LET US DEMOCRATISE PROPERTY CREATION!

Today, formal verification is mostly used for bug hunting. Writing formal properties is time consuming and requires a certain level of expertise. The performance of formal […]
August 29, 2022

#3 WHAT’S THE NEWS? – KEEP UP TO DATE!

At LUBIS EDA, Summer is coming! We used the time before the easter break for a spring-clean.We worked on our code base to set our selfs […]
August 29, 2022

HOW TO AVOID RE-SPINS IN DIGITAL ASIC/IC PROJECTS – CORRECT-BY-CONSTRUCTION WITH FORMAL

The recent Wilson Research Group Functional Verification Study analyzed how verification nowadays influences the way ASIC/IC projects are managed. The numbers indicate that companies spent a majority of time and […]
August 29, 2022

#4 WHAT’S THE NEWS? – KEEP UP TO DATE!

For us it’s time to spice up our secret sauce! Improved Verification IP generation: We aim to reduce the properties to a bare minimum by removing any […]
August 29, 2022

IMPROVING HLS FLOWS WITH A SMART HARDWARE GENERATION

LUBIS EDA works on a novel solution to generate a synthesizable hardware design from an abstract software model. Our goal is to enhance conventional High-Level Synthesis (HLS) flows by […]