Why Determinism still matters in the age of AI Verification

Why Determinism still matters in the age of AI verification The semiconductor industry faces increasing pressure to accelerate verification cycles while maintaining functional correctness. Recent advances in large language models have sparked interest in AI-Generated Assertions for formal verification. However, AI-generated assertions introduce quality risks that can undermine verification reliability: they may drift semantically between …

Read more

Startups as an excellent verification service provider 

Startups as an excellent verification service provider Why companies hesitate to work with startups It is natural for teams to worry about outsourcing to a smaller RTL verification services company. Lack of stability Uncertainty about expertise Limited resources Concerns about delivery capability However, these assumptions rarely reflect reality.In fact, semiconductor startups especially formal verification specialists …

Read more

How to avoid ASIC & IC re-spins with formal verification

Avoid digital ASIC/IC re-spins using correct by construction formal verification The recent Wilson Research Group Functional Verification Study analyzed how verification nowadays influences the way ASIC/IC projects are managed. The numbers indicate that companies spent a majority of time and resources on IC verification. Verification Engineers spend 41% of their time debugging bugs. Half of those …

Read more

Training Topics

  1. Abstraction vectors (time, functionality)
  2. AIP for protocols
  3. AIP orchestration
  4. BMC & IPG, invariants
  5. Codestyle
  6. Completeness
  7. Liveness property, safety property
  8. Non-determinism (abstraction technique)
  9. Response generation (abstraction technique)
  10. Scoreboard (abstraction technique)
  11. Signal cutting, blackboxing
  12. State space explosion and mitigation techniques
  13. SVA fundamentals
  14. Whitebox checking, blackbox checking, greybox checking
  15. Witness, vacuity, reachability

Become a leader in formal verification