Formal Verification versus Simulation
Is simulation still a viable option for functional verification? Simulation is a popular verification technique to identify bugs in hardware, because it scales even for very large and complex designs. However, checking the design behaviour for every possible input sequence is infeasible even for relatively small designs. This shortcomming cannot be repaired by using coverage metrics …